timing-constraints

Expert skill for developing and validating timing constraints. Writes SDC (Synopsys Design Constraints) and XDC files for FPGA timing closure.

by a5c-ai· Repository·other
Also installable via skills CLI
npx skills add a5c-ai/babysitter/plugins/babysitter/skills/babysit/process/specializations/fpga-programming/skills/timing-constraints

Source

Path:plugins/babysitter/skills/babysit/process/specializations/fpga-programming/skills/timing-constraints/SKILL.md(main)

Related in other