verilog-sv-language
Expert-level Verilog and SystemVerilog knowledge following IEEE 1800 standards. Generates synthesizable RTL code with proper coding styles and constructs.
Also installable via skills CLI
npx skills add a5c-ai/babysitter/plugins/babysitter/skills/babysit/process/specializations/fpga-programming/skills/verilog-sv-language
Source
Path:
plugins/babysitter/skills/babysit/process/specializations/fpga-programming/skills/verilog-sv-language/SKILL.md(main)