uvm-verification
UVM testbench architecture and verification methodology for SystemVerilog. Use when creating UVM tests, agents, drivers, monitors, sequences, or scoreboards.
Also installable via skills CLI
npx skills add MameMame777/AXIUART_RV32I/.github/skills/uvm-verification