uvm-verification

UVM testbench architecture and verification methodology for SystemVerilog. Use when creating UVM tests, agents, drivers, monitors, sequences, or scoreboards.

by MameMame777· Repository·other
Also installable via skills CLI
npx skills add MameMame777/AXIUART_RV32I/.github/skills/uvm-verification

Source

Path:.github/skills/uvm-verification/SKILL.md(main)

Related in other

uvm-verification | AgentArea Skills